

ANALOGUE CIRCUITS

TECHNIQUES

Part I

April 16th , 2002
F. ANGHINOLFI
CERN

Francis.Anghinolfi@cern.ch

Outline

From “active” components available in modern IC technologies, to the examples of amplifiers design used for High Energy Physics applications

- 1- Introduction to analogue circuit
- 2- Active elements in Integrated Circuit
- 3- The bipolar transistor

Outline

- 4- Basic of amplifier
 - 5- Differential amplifier
 - 6- OTA
 - 7- Two-stage differential amplifier
 - 8- Other amplifiers circuits
 - 9- Cascode circuits
-
- 10- Charge Preamplifier
 - 11- Transimpedance Preamplifier
 - 12- Preamplifiers conclusions

1- Introduction to analogue circuit

We will **NOT** talk about :

- A lot of different circuit configurations used for applications in HEP, or outside of HEP (broadband telecommunications, HF, audio, etc ...)
- A lot of parameters which may widely influence a final circuit design (like DC operating point, offsets, internal noise sources, sensitivities to external sources, components non-uniformities, etc ...)

We will **MAINLY** talk about :

- Some major aspects of linear amplifier design : building blocks, amplifier stability, amplifier gain, signal bandwidth
- Two examples of signal amplifiers circuits developed for detector front-end

1- Introduction to analogue circuit

REFERENCES:

books

IC technology

“Physics in Semiconductor Devices”
S. M. Sze, Wiley

Amplifier design

“Analog Integrated Circuits”
Paul. R. Gray, Robert. G. Meyer, Wiley


Detector Amplifier design

“Low-Noise Wide-band Amplifiers in Bipolar and CMOS technologies”
Z. Y. Chang, Willy M.C. Sansen, Kluwer Academic Publishers

http


<http://www.prenhall.com/howe3/microelectronics/>

1- Introduction to analogue circuit



$V_{in} = \text{Gnd (0) or Vdd (1)}$
 $V_{out} = \text{Vdd(1) or Gnd(0)}$

NON LINEAR SYSTEM




$V_{out} = f(V_{in})$
 V_{in} and V_{out} can take any value
between Vdd and Gnd

LINEAR SYSTEM

1- Introduction to analogue circuit


Digital circuit



* = up to certain limits !

F. A. CERN/EP


Analog circuit




** = function of max. signal range versus noise level

2- Active Components in Integrated Circuit


MOS TRANSISTOR




Surface effect conduction under the control of the gate potential



BIPOLAR TRANSISTOR




Volume effect conduction under the control of the junctions potential



2- Active Components in Integrated Circuit

MOS TRANSISTOR




$$I_d = K_0 \cdot \frac{W}{L} \cdot (V_{gs} - V_t)^2$$

W/L=transistor aspect ratio

$K_0 = f(\text{mobility, gate capacitance, } T, \dots)$

$V_t = f(\text{dopant, gate capacitance, fixed charges, } \dots)$

BIPOLAR TRANSISTOR




$$I_c = I_s \cdot \exp V_{BE} / U_T$$


$$U_T = \frac{k \cdot T}{q}$$

Only “fundamental” quantities
($k =$ Boltzman constant, $T =$ Temp., $q =$ electron charge)

3- The Bipolar Transistor



FIRST SOLID STATE TRANSISTOR
(1947)




BARDEEN, BRATTAIN AND
SHOCKLEY

3- The Bipolar Transistor

p-n junction


A pn-junction in Silicon is the abutment of two Si volumes with free carriers of opposite polarities

- Majority carriers diffuse from regions of high to regions of low concentration
- An electric potential is created, which counteracts the diffusion current (drift current)
- In equilibrium there is no net flow of carriers in the diode



3- The Bipolar Transistor

p-n junction



3- The Bipolar Transistor

p-n junction

- Under zero bias there is a built-in potential across the junction
- The built-in potential is:


$$f_0 = U_T \cdot \ln \left(\frac{N_A \cdot N_D}{n_i^2} \right)$$

$$U_T = \frac{k \cdot T}{q} \cong 26 \text{ mV @ } 300^\circ\text{K}$$

$$n_i = 1.5 \times 10^{10} \text{ cm}^{-3} \text{ for silicon @ } 300^\circ\text{K}$$

3- The Bipolar Transistor

p-n junction




- For $V > \phi_T$ (forward bias)

$$I_F \cong I_S \cdot e^{V/U_T}$$


- For $V < 0$ (reversed bias)

$$I_R \cong -I_S$$

3- The Bipolar Transistor




Minority carriers (electrons diffusion into the base)



Barrier is lowered :
more electrons (min. carriers) diffuse to the base, may reach the opposite junction, and contribute to the current of the reverse_biaised BC junction


B-E maj. carriers flow (holes)



Base-Emitter
Junction is forward biased

Collector-Base
Junction is reverse biased

3- The Bipolar Transistor




3- The Bipolar Transistor

Conduction mechanism in a bipolar transistor is made of the **MINORITY CARRIERS** flowing through the base region



Currents are flowing through semiconductors junctions, within the crystalline structure. Not a surface effect.

3- The Bipolar Transistor



Higher « reverse »
current in reverse
biased
Collector-Base
Junction


Forward biased
Base-Emitter
Junction



3- The Bipolar Transistor

Why is bipolar effect an « amplifying » device ?

- Currents in junctions A and B are almost equal.
- B-E junction (A) is forward biased (low impedance)
- C-E junction (B) is reverse biased (high impedance)




The collector node being high impedance (current source). It can be loaded with large resistors R_{high}
The output power is $R_{high} \cdot I^2$

The emitter node is low impedance. The power at emitter node is $R_{low} \cdot I^2$

The output power (at collector) is higher than the input power (at emitter)

3- The Bipolar Transistor



Minority carriers concentration at $x=0$

$$n_p(0) = n_{p0} \exp \frac{V_{BE}}{U_T} \quad (\text{diffusion carrier density equation})$$

N_{p0} is the intrinsic minority carrier concentration in the base and $U_T = \frac{kT}{q}$

k is the boltzmann constant
 q the electron charge
 T is temperature

$$U_T = \frac{kT}{q} = 26\text{mV at } 300\text{K}$$

3- The Bipolar Transistor

The collector current is the result of the minority carrier concentration in the base crossing the B-E junction due to the electrical field direction

$$I_c = qAD_n \frac{n_p(0)}{W_B}$$

A is cross section of the emitter

Dn is the diffusion constant for electrons (the minority carriers in NPN device)

With the equation of $n_p(0)$

$$I_c = \frac{qAD_n n_{p0}}{W_B} \exp \frac{V_{BE}}{U_T}$$

n_{p0} is the intrinsic minority carrier concentration in the base

3- The Bipolar Transistor

The base current I_B is the result of two current (holes in case of NPN) contributions (namely diffusion current in emitter and recombination current within the base):

$$I_B = \left(\frac{1}{2} q A W_B \frac{n_{p0}}{t_B} + \frac{q A D_P}{L_P} \frac{n_i^2}{N_D} \right) \exp \frac{V_{BE}}{U_T}$$

Both I_C and I_B depend on the same term : $\exp \frac{V_{BE}}{U_T}$

The ratio I_C/I_B is called « forward current gain » :

$$b = \frac{\frac{q A D_n n_{p0}}{W_B}}{\frac{1}{2} q A W_B \frac{n_{p0}}{t_B} + \frac{q A D_P}{L_P} \frac{n_i^2}{N_D}}$$

3- The Bipolar Transistor

β , the current gain between collector and base :


$$\mathbf{b} = \frac{1}{\frac{1}{2} \frac{W_B^2}{D_N \tau_B} + \frac{D_P}{D_N} \frac{W_B}{L_p} \frac{N_A}{N_D}}$$

By maximizing N_A/N_D ratio, and minimizing W_B , the base width, it is possible to reach values of $\beta=50-200$

$$I_C = I_S \cdot \exp V_{BE} / U_T$$

$$I_C = \mathbf{b} I_B$$



$$I_E = I_C + I_B = (\mathbf{b} + 1) I_B$$



Transconductance :

$$\frac{\Delta I_C}{\Delta V_{BE}} = I_C / U_T$$

3- The Bipolar Transistor




Ic vs. V_{CE} Characteristic



$$I_C = I_s \cdot \exp(V_{BE} / U_T)$$

$$g_m = \frac{\Delta I_C}{\Delta V_{BE}} = I_C / U_T$$

Small signal model




Reminder : The MOS Transistor




Id vs. V_{ds} Characteristics

$$I_d = K_0 \cdot \frac{W}{L} \cdot (V_{gs} - V_t)^2$$

$$g_m = \frac{\Delta I_d}{\Delta V_{gs}} = 2 \sqrt{K_0 \cdot \frac{W}{L} \cdot I_d}$$



Linear models for Bipolar or MOS Transistor




For most linear applications, both MOS or bipolar are represented by similar model elements

Values inside the model are different :

	Bipolar	MOS
Z_i	Low R	High C
Z_o	High R	High R
g_m	Max.	Process dependent

4- Basic of amplifier

The simplest amplification circuit



$$V_o = V_{cc} - R \cdot I_c$$


$$I_c = I_s \cdot e^{V_{be} / U_t}$$

The collector of the npn transistor behaves as a current source : delivery of current “ I_c ” from a high impedance node

The voltage gain is given by V_o variation vs. V_{be} variation


4 - Basic of amplifier

The voltage gain is given by V_o variation vs. V_{be} variation



$$V_o = V_{cc} - R \cdot I_c \Rightarrow \Delta V_o = R \cdot \Delta I_c$$


$$I_c = I_s \cdot e^{V_{be}/U_t}$$



$$\frac{\Delta I_c}{\Delta V_{be}} = \frac{1}{U_t} \cdot I_s \cdot e^{V_{be}/U_t} = \frac{I_c}{U_t}$$

4 - Basic of amplifier

The voltage gain is given by V_o variation vs. V_{be} variation




$$\frac{\Delta V_o}{\Delta V_{be}} = R \cdot \frac{I_c}{U_t}$$

$$\frac{\Delta I_c}{\Delta V_{be}} = \frac{I_c}{U_t}$$

Is called the transconductance 'gm'

$$\frac{\Delta V_o}{\Delta V_{be}} = R \cdot g_m$$

4 - Basic of amplifier



$$\frac{\Delta V_o}{\Delta V_{be}} = R \cdot g_m \qquad g_m = \frac{I_c}{U_t}$$

Typical values :

$$U_t = \frac{kT}{q} = 26mV @ 25de.C$$




$$I_c = 1mA$$

$$R = 1Kohms$$

$$g_m = 38.5mS$$


$$\frac{\Delta V_o}{\Delta V_{be}} = 38.5$$

4 - Basic of amplifier



R_i , R_o represent the input and output impedances of the non-ideal transistor



4 - Basic of amplifier



R_i , R_o represent the input and output impedances of the non-ideal transistor

4 - Basic of amplifier


A very simple Gain-Bandwidth calculation model



Usually R_o (output impedance of transistor) is much higher than R . The output stage has one single pole created by the resistive load (which defines gain) and the capacitive load.

$$\frac{V_o}{V_i} = g_m \cdot \left(\frac{R \cdot \frac{1}{sC}}{R + \frac{1}{sC}} \right)$$

4 - Basic of amplifier



$$\frac{V_0}{V_i} = gm \cdot R \cdot \left(\frac{1}{1 + sRC} \right)$$



The circuit gain at low frequency is : $gm \cdot R$ (as expected)

The circuit transfer function has one pole at $t = RC$

The circuit bandwidth limit (Gain > 1) is at :

$$t_c = gm^{-1} \cdot C$$

4 - Basic of amplifier




$$t_c = gm^{-1} \cdot C$$

The maximum bandwidth of gain circuit with one pole is given by the input device transconductance and capacitive load.

Example : $gm = 10^{-2}$, $C=1\text{pF}$, $\tau_c=100\text{ps}$, $fc=1.6\text{GHz}$

4 - Basic of amplifier

The simplest amplification circuit with a MOS transistor instead of a bipolar one.



$$V_o = V_{dd} - R \cdot I_d$$


$$I_d = K_0 \cdot \frac{W}{L} \cdot (V_{gs} - V_t)^2$$

The drain of the MOS transistor behaves as a current source : delivery of current “ I_d ” from a high impedance node

The voltage gain is given by V_o variation vs. V_{gs} variation

4 - Basic of amplifier

The voltage gain is given by V_o variation vs. V_{gs} variation




$$\Delta V_o = R \cdot \Delta I_d$$

$$I_d = K_0 \cdot \frac{W}{L} \cdot (V_{gs} - V_t)^2$$

“gm” transconductance of MOS device

$$\Delta I_d = 2 \sqrt{K_0 \cdot \frac{W}{L} \cdot I_d} \cdot \Delta V_{gs}$$

4 - Basic of amplifier




$$g_m = 2\sqrt{K_o \cdot \frac{W}{L} \cdot I_d}$$

The voltage gain is given by V_o variation vs. V_{gs} variation

$$\frac{\Delta V_o}{\Delta V_{gs}} = R \cdot g_m$$

4 - Basic of amplifier



$$\frac{\Delta V_o}{\Delta V_{gs}} = R \cdot g_m \qquad \frac{\Delta I_d}{\Delta V_{gs}} = 2 \sqrt{K_o \cdot \frac{W}{L} \cdot I_d}$$

Typical values for modern MOS technology:

$$K_0 = 150 \cdot 10^{-6} \text{ A/V}^2 \qquad \frac{W}{L} = 100$$

$$I_d = 1 \text{ mA}$$


$$R = 1 \text{ Kohms}$$

$$g_m = 7.8 \text{ mS}$$

$$\frac{\Delta V_o}{\Delta V_{gs}} = 7.8$$


4 - Basic of amplifier

VARIANT WITH "ACTIVE LOAD"



The resistor load can be replaced by a transistor working as a current source.



The high output impedance (drain of PMOS) is used as the load.



Transconduc
tance factor Output
Impedance

4 - Basic of amplifier



VARIANT WITH "ACTIVE LOAD"



$\Delta i_{ds}/\Delta v_{ds}$ is small \rightarrow Equivalent output resistance is high (usually 50K to 1Mohms) V_{ds}

4 - Basic of amplifier

VARIANT WITH "ACTIVE LOAD"




$$G = gm \cdot rds \quad \text{and} \quad rds = rdsN // rdsP$$

rds is usually large (>50K-1M ohms). Gain G reaches ~100 (40dB)

4 - Basic of amplifier


SINGLE-ENDED STRUCTURE



- Output is sensitive to V_{dd}/Gnd fluctuation (poor Power Supply Rejection)
- Output DC is related to input DC levels (no Common Mode Rejection)

5- Differential Amplifier

Because of the weaknesses of the single-ended structure (common-mode and power supply sensitivity), the differential amplifier is usually a preferred structure



5 - Differential Amplifier

Formulate :

$$V_{i1} = V_{id}/2 + V_{cm}$$


$$V_{i2} = -V_{id}/2 + V_{cm}$$

V_{id} is the differential signal at input
 V_{cm} the input signal common mode
 V_c the voltage to transistor source

From MOS transistor equations :


$$I_{d1} = k_0 \cdot \frac{W}{L} \cdot (V_{id}/2 + V_{cm} - V_c - V_t)^2$$

$$I_{d2} = k_0 \cdot \frac{W}{L} \cdot (-V_{id}/2 + V_{cm} - V_c - V_t)^2$$



5 - Differential Amplifier

V_{id} is the differential signal at input
 V_{cm} the input signal common mode
 V_c the voltage to transistor source



Differential Gain :

Small signal Formulation, diff. Input variation :

$$id1 = 2 \cdot k_0 \cdot \frac{W}{L} \cdot (V_{cm} - V_c - V_t) \cdot \frac{V_{id}}{2}$$


$$id2 = -2 \cdot k_0 \cdot \frac{W}{L} \cdot (V_{cm} - V_c - V_t) \cdot \frac{V_{id}}{2}$$

$$? V_o = V_{o2} - V_{o1} = R(id2 - id1)$$

$$? V_o = 2 \cdot R \cdot k_0 \cdot \frac{W}{L} \cdot (V_{cm} - V_c - V_t) \cdot V_{id}$$

5 - Differential Amplifier

V_{id} is the differential signal at input
 V_{cm} the input signal common mode
 V_c the voltage to transistor source



$$(V_{cm} - V_c - V_t) = \sqrt{\frac{I_d}{k_0 \cdot W/L}}$$

$$? V_o = 2 \cdot R \cdot \sqrt{k_0 \cdot \frac{W}{L}} \cdot I_d \cdot V_{id}$$

$$g_m = 2 \cdot \sqrt{k_0 \cdot \frac{W}{L}} \cdot I_d$$


Is the input transistors transconductance

We end up with the differential gain expressed as :

$$G = R \cdot g_m$$

5 - Differential Amplifier

V_{id} is the differential signal at input
 V_{cm} the input signal common mode
 V_c the voltage to transistor source



Common Mode Gain :

Small signal Formulation, Common Mode Input variation :

$$i_{d1} = 2 \cdot k_0 \cdot \frac{W}{L} \cdot (V_{cm} - V_c - V_t) \cdot (v_{cm} - v_c)$$

$$i_{d2} = 2 \cdot k_0 \cdot \frac{W}{L} \cdot (V_{cm} - V_c - V_t) \cdot (v_{cm} - v_c)$$


If the tail current source is perfect (very high Z) :

$$i_{d1} + i_{d2} = 0 \implies i_{d1} = 0 \text{ and } i_{d2} = 0$$

V_o outputs are insensitive to common mode input

5 - Differential Amplifier

V_{id} is the differential signal at input
 V_{cm} the input signal common mode
 V_c the voltage to transistor source



Common Mode Gain :

If the tail current source has impedance R_{ss}

$$\frac{V_o}{V_{cm}} = \frac{R \cdot g_m}{1 + 2g_m R_{ss}}$$

This is the common mode gain, which is much less than the differential gain, approx. by the factor $R/(2R_{ss})$.

The ratio of the differential gain to the common mode gain, is called the Common Mode Rejection Ratio (CMRR). In our case :


$$CMRR \cong 2g_m R_{ss}$$

(CMRR easily reaches 1000 (60db))

5 - Differential Amplifier

By similar reasoning, it can be shown that the differential structure can provide :


- High Common Mode Rejection
- High Power Supply Rejection



The other features are :

- Differential gain formulation as for single-ended
- Constant power consumption


5 - Differential Amplifier



Drawback: Noise increase by factor $\sqrt{2}$

When noise level is critical, as in case of small detector signals, the single-ended option is the preferred choice.

It is at the cost of higher sensitivity to common-mode and power supply noise.



5 - Differential Amplifier

- Limited “open loop” gain


Typical Example :

$$G = R.g_m$$

$$g_m = 10^{-3}$$


$$R = 10K$$

$$G = 10!$$



- Open-loop Gain, DC point and Output Impedance are correlated by R
- “one-pole” system assumes stability

6 - Active Load ; OTA



- The resistive load “R” is replaced by an active device (transistor) of transconductance gm2


$$G = gm1.rds$$

$$rds = rds1 // rds2$$

- The amplifier is only made of complementary transistors (Pmos, Nmos).
- “MOS-only” circuit makes it compatible with most standard digital process.

$$G \geq 100$$

6 - Active Load ; OTA



In this configuration, the current in the output branch (i_{d0}) is the difference between the two currents variations in the two input devices :

$$i_{d1} = gm_1 \cdot (v_{i+})$$


$$i_{d2} = gm_1 \cdot (v_{i-})$$

$$i_{d0} = gm_1 \cdot (\Delta v_i) \quad (\Delta v_i \text{ being the differential input voltage})$$

Thus the output voltage variation v_o is given by


$$v_o = R_{out} \cdot i_{d0} = R_{out} \cdot gm_1 \cdot \Delta v_i$$

6 - Active Load ; OTA



This amplifier configuration is the typical circuit of amplification stages in CMOS technology

- It provides differential inputs to single-ended output
- It has high “DC” gain (opamp) as it is shown in next transparencies
- “one-pole” system (stable)




$$G = r_{out} \cdot g_{m1}$$

What is r_{out} ?

6 - Active Load ; OTA


Current Mirror



rou calculation

The output impedance is the equivalent impedance seen from the output node, i.e. :



$$r_{ds1} // r_{ds2} = r_{out}$$



$$G = r_{out} \cdot g_{m1}$$


The output impedance is usually high (50K to 500K), thus one-stage gain is high ($g_m = 1 \text{ mS}$, $r_{out} = 500 \text{ K} \rightarrow G = 500$!)

6 - Active Load ; OTA




$$G_{DC} = r_{out} \cdot g_{m1}$$

This amplifier behaves as an opamp.
 Large g_m gives high DC gain.
 Main pole is fixed by the output ($r_{out} \cdot C_L$) time constant.



6 - Active Load ; OTA



Drawback of this circuit : its limited open-loop DC gain G . If used with a feedback gain β , the output impedance is given as :


$$Z_{out} \approx r_{out_{OL}} \cdot \frac{1}{\beta G}$$

N.A. : $G=500, \beta=0.1 \rightarrow Z_{out} = 10K\Omega$

It is not suitable for resistive load (50 to 1Kohms range).

It fits well for application with pure capacitive load, where low output impedance or large current are not required (many examples in switched capacitor circuits, SC filters).

7 - Two Stage Differential Amplifier



Add single-ended second stage

2nd stage can draw a large current (gm_2 large)

$$G_{DC} = G_1 \cdot G_2$$

$$G_1 = gm_1 \cdot rout_1$$


$$G_2 = gm_2 \cdot rout_2$$

N.A : $gm_1 = 0.5mS$ $gm_2 = 3mS$
 $rout_1 = 1M$ $rout_2 = 200K$

$$\Rightarrow G_{DC} = 30000 \text{ (90 dB)}$$

Output impedance. : $G=30000$, $\beta=0.1 \rightarrow Z_{out} = 66 \text{ ohms}$


7 - Two Stage Differential Amplifier



There are two poles

First pole : $\text{rot}1 \cdot C_{L1}$

Second pole : $\text{rot}2 \cdot C_{L2}$



INSTABILITY

7 - Two Stage Differential Amplifier



Miller Capacitance C_f

The C_f capacitance is seen by first stage as load of value (Miller effect)

$$C_M \approx gm_2 \cdot rout_2 \cdot C_f$$


First pole : $rout_1 \cdot C_M$

Second pole : $rout_2 \cdot C_{L2}$



STABILITY

7 - Two Stage Differential Amplifier



This circuit has the characteristics to behave as a “good” operational amplifier

High Input Impedance (Capacitive only)

High DC Gain (70-90dB)

Low output impedance

N.A. : $G=30000$, $\beta=0.1 \rightarrow Z_{out} = 66 \text{ ohms}$

Widely used circuit. Lot of variations exist (improved output stage, Gain enhancement etc ...)


Stability should always be considered carefully (also depends on feedback and load)

7 - Two Stage Differential Amplifier


In the preceding discussion we considered only one (main) aspect of the amplifier design (gain and stability)

We did not considered other parameters which have equally large influence on the amplifier design aspects :

- DC operating point
- Noise figure & dynamic range (S/N ratio)
- Mismatch & Offsets
- Slew rate, large signal behavior
- Power budget




7 - Two Stage Differential Amplifier



- DC operating point : The condition in which each transistor is biased to satisfy its “small signal model”
- Noise figure & dynamic range (S/N ratio) see figure
- Mismatch & Offsets : how technological or geometrical discrepancies between two identical components affect DC or AC characteristics
- Slew rate, large signal behavior : absolute limits given by DC conditions
- Power budget : increasing speed (BW) usually means increasing current ($g_m \sim \text{funct}(I)$)

8 - Other amplifier circuits

Common Source



- High Input Impedance

$$R_{in} = \infty$$

- Voltage gain


$$G_{DC} = r_{out}.g_{m1}$$

- High output impedance

$$r_{ds1} // r_{ds2} = r_{out}$$

8 - Other amplifier circuits

Common Gate



- Low Input Impedance $R_{in} = (n \cdot gm1)^{-1}$

- Voltage gain $G_{DC} = r_{out} \cdot n \cdot gm1$


- Unity current gain

- High output impedance $r_{ds1} // r_{ds2} = r_{out}$

(n is a factor specific to the technology, between 1 and 1.5)

8 - Other amplifier circuits

Common Drain (Source Follower)



- High Input Impedance

$$R_{in} = \infty$$


- (close to) Unity Voltage gain

- “low” output impedance


$$r_{out} \approx \frac{1}{g_{m2}}$$

9 – Cascode circuit

The cascode element provides isolation of input to output




Single ended, without cascode



Single ended, with cascode

9 – Cascode circuit



Impedance seen from output node toward Gnd is : $r_{ds1} \cdot (1 + g_{m_c} \cdot r_{ds_c})$

Voltage gain is given as :


$$G = g_{m1} \cdot r_{out}$$

With $r_{out} = r_{ds2} // r_{ds1} \cdot (1 + g_{m_c} \cdot r_{ds_c})$

As $g_{m_c} \cdot r_{ds_c}$ is large (50 to 100)

$$G_{DC} \approx g_{m1} \cdot r_{ds2}$$

9 – Cascode circuit



Impedance seen from output node toward Vdd is : $rds2.(1+gmc2.rdsc2)$

Impedance seen from output node toward Gnd is : $rds1.(1+gmc1.rdsc1)$


$$G_{DC} = gm1.rout$$

With $rout = rds2(1+gmc2.rdsc2) // rds1.(1+gmc1.rdsc1)$

DC gain can be very large in one stage (>60db)

9 – Cascode circuit

The folded cascode circuit



$$G_{DC} \approx gm1 \cdot r_{out}$$

$$r_{out} = r_{ds3} // r_{ds1} \cdot (1 + gm1 \cdot r_{dsc})$$

Impedance seen from output node is $r_{ds3} // r_{ds1} \cdot (1 + gm1 \cdot r_{dsc})$

9 – Cascode circuit


The folded cascode circuit

This circuit arrangement has virtually many advantages :

- High DC gain
- One pole system (2nd pole is at very high frequencies). Stability improves if capacitive load is increasing.
- DC operating points at input and outputs are similar

One drawback :


- Limited output voltage swing



9 – Cascode circuit


The folded cascode circuit

This circuit is the basic one used for charge preamplifier design in detector readout



$$G_{DC} \approx gm1 \cdot rout$$

$$rout = rds3 // rds1 \cdot (1 + gmc \cdot rdsc)$$



End of First Part

What we have presented:

The Bipolar device as an amplifying component

Basic amplifiers schemas (Bipolar or MOS components)

General purpose two stage amplifier

Differential vs. Single-Ended

What we will do in 2nd part:

Look at two detector signal preamplifier configurations
(charge sensitive amplifier and transimpedance amplifier)