

Rangkaian Aritmetika

Eri Prasetyo

Overview

- **Binary Number Representation**
 - Sign & Magnitude, Ones Complement, Twos Complement**
- **Binary Addition**
 - Full Adder Revisited**
- **ALU Design**
- **BCD Circuits**
- **Combinational Multiplier Circuit**
- **Design Case Study: 8 Bit Multiplier**
- **Sequential Multiplier Circuit**

Number Systems

Representation of Negative Numbers

Representation of positive numbers same in most systems


Major differences are in how negative numbers are represented

Three major schemes:
sign and magnitude
ones complement
twos complement

Assumptions:
we'll assume a 4 bit machine word
16 different values can be represented
roughly half are positive, half are **negative**

Number Systems

Sign and Magnitude Representation



High order bit is sign: 0 = positive (or zero), 1 = negative

Three low order bits is the magnitude: 0 (000) thru 7 (111)

Number range for n bits = $\pm 2^{n-1} - 1$

Representations for 0

Number

Systems

Sign and Magnitude

Cumbersome addition/subtraction

Must compare magnitudes to determine sign of result

Ones Complement

\bar{N} is positive number, then \bar{N} is its negative 1's complement

$$\bar{N} = (2^n - 1) - N$$

Example: 1's complement of 7

$$2^4 = 10000$$

$$-1 = \underline{00001}$$

$$1111$$

$$-7 = \underline{0111}$$

$$1000$$

= -7 in 1's comp.



Shortcut method:

simply compute bit wise complement

$$0111 \rightarrow 1000$$

Number Systems

Ones Complement



Subtraction implemented by addition & 1's complement

Still two representations of 0! This causes some problems



Some complexities in addition

Number

Representations

Two's Complement

*like 1's comp
except shifted
one position
clockwise*



Only one representation for 0

**One more negative number than
positive number**

Number

Two's Complement Systems Numbers

$$N^* = 2^n - N$$

Example: Two's complement of 7

$$\begin{array}{r} 2^4 = 10000 \\ \text{sub } 7 = \underline{0111} \end{array}$$

1001 = repr. of -7

Example: Two's complement of -7

$$\begin{array}{r} 2^4 = 10000 \\ \text{sub } -7 = \underline{1001} \end{array}$$

0111 = repr. of 7

Shortcut method:

Two's complement = bitwise complement + 1

0111 → 1000 + 1 → 1001 (representation of -7)

1001 → 0110 + 1 → 0111 (representation of 7)

Number

Representations

Addition and Subtraction of Numbers

Sign and Magnitude

result sign bit is the same as the operands' sign	4	0100	-4	1100
	<u>+ 2</u>	<u>0010</u>	+ <u>(-2)</u>	<u>1010</u>
	6	0110	-6	1110

when signs differ, operation is subtract, sign of result depends on sign of number with the larger magnitude


4	0100	-4	1100
<u>- 3</u>	<u>1011</u>	<u>+ 3</u>	<u>0011</u>
1	0001	-1	1001


Number

Systems

Addition and Subtraction of Numbers

Ones Complement Calculations

4	0100	-4	1011
<u>+ 3</u>	<u>0011</u>	+ <u>(-3)</u>	<u>1100</u>
7	0111	-7	10111
		End around carry	
			<u>1000</u>

4	0100	-4	1011
<u>- 3</u>	<u>1100</u>	+ <u>3</u>	<u>0011</u>
1	10000	-1	1110
End around carry			
	<u>0001</u>		

Number

Systems Addition and Subtraction of Binary Numbers

Ones Complement Calculations

Why does end-around carry work?

Its equivalent to subtracting 2^n and adding 1

$$M - N = M + \overline{N} = M + (2^n - 1 - N) = (M - N) + 2^n - 1 \quad (M > N)$$

$$\begin{aligned} -M + (-N) &= \overline{M} + \overline{N} = (2^n - M - 1) + (2^n - N - 1) && M + N < 2^{n-1} \\ &= 2^n + [2^n - 1 - (M + N)] - 1 \end{aligned}$$

after end around carry:

$$= 2^n - 1 - (M + N)$$

this is the correct form for representing $-(M + N)$ in 1's comp!

Number

Systems

Addition and Subtraction of Binary Numbers

Twos Complement Calculations

4	0100	-4	1100
<u>+ 3</u>	<u>0011</u>	<u>+ (-3)</u>	<u>1101</u>
7	0111	-7	11001

If carry-in to sign =
carry-out then ignore
carry

if carry-in differs from
carry-out then overflow

4	0100	-4	1100
<u>- 3</u>	<u>1101</u>	<u>+ 3</u>	<u>0011</u>
1	10001	-1	1111

Simpler addition scheme makes twos complement the most common
choice for integer number systems within digital systems

Number

Addition and Subtraction of Binary Numbers

Two's Complement Calculations

Why can the carry-out be ignored?

$-M + N$ when $N > M$:

$$M^* + N = (2^n - M) + N = 2^n + (N - M)$$

Ignoring carry-out is just like subtracting 2^n

$-M + -N$ where $N + M < \text{or} = 2^{n-1}$



$$\begin{aligned} -M + (-N) &= M^* + N^* = (2^n - M) + (2^n - N) \\ &= 2^n - (M + N) + 2^n \end{aligned}$$

After ignoring the carry, this is just the right twos compl. representation for $-(M + N)$!

Number

Overflow Conditions

Add two positive numbers to get a negative number
or two negative numbers to get a positive number



Number

Systems

$$\begin{array}{r} 5 \\ \underline{3} \\ -8 \end{array} \quad \begin{array}{r} 0111 \\ 0101 \\ \hline 0011 \\ 1000 \end{array}$$

Overflow

$$\begin{array}{r} 5 \\ \underline{2} \\ 7 \end{array} \quad \begin{array}{r} 0000 \\ 0101 \\ \hline 0010 \\ 0111 \end{array}$$

No overflow

$$\begin{array}{r} -7 \\ \underline{-2} \\ 7 \end{array} \quad \begin{array}{r} 1000 \\ 1001 \\ \hline 1100 \\ 10111 \end{array}$$

Overflow

$$\begin{array}{r} -3 \\ \underline{-5} \\ -8 \end{array} \quad \begin{array}{r} 1111 \\ 1101 \\ \hline 1011 \\ 11000 \end{array}$$

No overflow

Overflow when carry in to sign does not equal carry out


Multiplication

- Multiplication is a complex operation, whether performed in hardware or software
- The multiplication of two- n bit binary integers results in a product of up to $2n$ bits in length (e.g., $11 \times 11 = 1001$)

1011	multiplicand (11)
x 1101	multiplier (13)
<hr/>	
1011	} Partial Product
0000	
1011	
1011	
<hr/>	
10001111	Product (143)

Multiplication of unsigned binary integers

Hardware Implementation of Unsigned Binary Multiplication




Example

C	A	Q	M		
0	0000	1101	1011	Initial Values	
0	1011	1101	1011	Add	} First Cycle
0	0101	1110	1011	shift	
0	0010	1111	1011	Shift	} second Cycle
0	1101	1111	1011	Add	
0	0110	1111	1011	Shift	} Third Cycle
1	0001	1111	1011	Add	
0	1000	1111	1011	Shift	} Fourth Cycle

Product in A, Q

Flowchart for Unsigned Multiplication



Two's complement multiplication

- Algoritma untuk unsigned multiplication tidak bisa digunakan untuk 2's complement

- Sebagai contoh :

$$11(1011) \times 13(1101) = 143(10001111)$$


2's Complement

$$-5(1011) \times -3(1101) = -113(10001111)$$

Maka perlu algoritma yang lain

Solusi : Booth's Algoritma

Flowchart for Booth's Algorithm



Example

A	Q	Q-1	M		
0000	0011	0	0111	Initial Values	
1001	0011	0	0111	$A \leftarrow a-M$	} First Cycle
1100	1001	1	0111	shift	
1110	0100	1	0111	Shift	} second Cycle
0101	0100	1	0111	$A \leftarrow A+M$	
0010	1010	0	0111	Shift	} Third Cycle
0001	0101	0	0111	Shift	} Fourth Cycle

Networks for Binary

Addition

Half Adder

With two's complement numbers, addition is sufficient


A_i	B_i	Sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

$A_i \backslash B_i$	0	1
0	0	1
1	1	0

$A_i \backslash B_i$	0	1
0	0	0
1	0	1

$$\begin{aligned} \text{Sum} &= \overline{A_i} B_i + A_i \overline{B_i} \\ &= A_i \oplus B_i \end{aligned}$$


$$\text{Carry} = A_i B_i$$



Half-adder Schematic

Networks for Binary

Full Adder Addition



usually interested in adding more than two bits

this motivates the need for the full adder

Networks for Binary Addition

Full Adder

A	B	CI	S	CO
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

		A	B			
			00	01	11	10
S	CI	0	0	1	0	1
	1	1	0	1	0	

		A	B			
			00	01	11	10
CO	CI	0	0	0	1	0
	1	0	1	1	1	


$$S = CI \text{ xor } A \text{ xor } B$$

$$CO = B CI + A CI + A B = CI (A + B) + A B$$


Networks for Binary Addition

Full Adder/Half Adder

Standard Approach: 6 Gates




Alternative Implementation: 5 Gates



$$A B + C I (A \text{ xor } B) = A B + B C I + A C I$$

Networks for Binary

Addition Adder/Subtractor




$$A - B = A + (-B) = A + \overline{B} + 1$$

Networks for Binary


Addition

Carry Lookahead Circuits

Critical delay: the propagation of carry from low to high order stages



4 stage adder




final sum and carry

Networks for Binary Addition

Carry Lookahead Circuits

Critical delay: the propagation of carry from low to high order stages

1111 + 0001
worst case
addition



T0: Inputs to the adder are valid

T2: Stage 0 carry out (C1)

T4: Stage 1 carry out (C2)

T6: Stage 2 carry out (C3)

T8: Stage 3 carry out (C4)

2 delays to compute sum

but last carry not ready
until 6 delays later

Networks for Binary

Carry Lookahead Logic Addition

Carry Generate $G_i = A_i B_i$ must generate carry when $A = B = 1$

Carry Propagate $P_i = A_i \text{ xor } B_i$ carry in will equal carry out here

Sum and Carry can be reexpressed in terms of generate/propagate:

$$S_i = A_i \text{ xor } B_i \text{ xor } C_i = P_i \text{ xor } C_i$$

$$C_{i+1} = A_i B_i + A_i C_i + B_i C_i$$

$$= A_i B_i + C_i (A_i + B_i)$$

$$= A_i B_i + C_i (A_i \text{ xor } B_i)$$

$$= G_i + C_i P_i$$

Networks for Binary

Carry Lookahead Logic Addition

Reexpress the carry logic as follows:

$$C_1 = G_0 + P_0 C_0$$

$$C_2 = G_1 + P_1 C_1 = G_1 + P_1 G_0 + P_1 P_0 C_0$$

$$C_3 = G_2 + P_2 C_2 = G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_0$$


$$C_4 = G_3 + P_3 C_3 = G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0 + P_3 P_2 P_1 P_0 C_0$$

Each of the carry equations can be implemented in a two-level logic network

Variables are the adder inputs and carry in to stage 0!





Networks for Binary

Carry Lookahead Implementation



Adder with Propagate and Generate Outputs

Increasingly complex logic




Networks for Binary

Carry Lookahead Addition

Cascaded Carry Lookahead

Carry lookahead logic generates individual carries


sums computed much faster



Networks for Binary Addition

Carry Lookahead Logic

Cascaded Carry Lookahead



4 bit adders with internal carry lookahead

second level carry lookahead unit, extends lookahead to 16 bits


Group P = P₃ P₂ P₁ P₀

Group G = G₃ + P₃ G₂ + P₃ P₂ G₁ + P₃ P₂ P₁ G₀

Networks for Binary

Carry Select Adder

Redundant hardware to make carry calculation go faster



compute the high order sums in parallel


one addition assumes carry in = 0

the other assumes carry in = 1

Subtractor


- As we saw before, one of the features of the 2's complement system was that the addition and subtraction processes were very much the same. We can perform subtraction by simply inverting the bits of one operand and setting the carry in bit of the operation to 1.

$$a - b = a + (-b) = a + (\bar{b} + 1)$$




Subtractor (continued...)

- In order to be able to use one package for both addition and subtraction, we can use XOR gates as controllable inverters. These packages have the following structure:



Subtractor (continued...)


- Let's now design a structure that can give us the and result of the two inputs or the add/sub result based on a select line.



Subtractor (continued...)

- As you can see in the last example, four 2-to-1 multiplexers with a common select are used to give us the needed result based on the value of the select line.

Arithmetic Logic Unit



Sample ALU Specification

Logical and Arithmetic Operations

M = 0, Logical Bitwise Operations

S_1	S_0	Function	Comment
0	0	$F_i = A_i$	Input A_i transferred to output
0	1	$F_i = \text{not } A_i$	Complement of A_i transferred to output
1	0	$F_i = A_i \text{ xor } B_i$	Compute XOR of A_i, B_i
1	1	$F_i = A_i \text{ xnor } B_i$	Compute XNOR of A_i, B_i

M = 1, $C_0 = 0$, Arithmetic Operations (with no carry in)

0	0	$F = A$	Input A passed to output
0	1	$F = \text{not } A$	Complement of A passed to output
1	0	$F = A \text{ plus } B$	Sum of A and B
1	1	$F = (\text{not } A) \text{ plus } B$	Sum of B and complement of A

M = 1, $C_0 = 1$, Arithmetic Operations (with carry in)

0	0	$F = A \text{ plus } 1$	Increment A
0	1	$F = (\text{not } A) \text{ plus } 1$	Twos complement of A
1	0	$F = A \text{ plus } B \text{ plus } 1$	Increment sum of A and B
1	1	$F = (\text{not } A) \text{ plus } B \text{ plus } 1$	B minus A

Not all operations appear useful, but "fall out" of internal logic

Arithmetic Logic Unit

Sample ALU Design

Traditional Design Approach

Truth Table & Espresso

23 product terms!

Equivalent to
25 gates

```

.i 6
.o 2
.ilb m s1 s0 ci ai bi
.ob fi co
.p 23
111101 10
110111 10
1-0100 10
1-1110 10
10010- 10
10111- 10
-10001 10
010-01 10
-11011 10
011-11 10
--1000 10
0-1-00 10
--0010 10
0-0-10 10
-0100- 10
001-0- 10
-0001- 10
000-1- 10
-1-1-1 01
--1-01 01
--0-11 01
--110- 01
--011- 01
.e
    
```




M	S1	S0	Ci	Ai	Bi	Fi	Ci+1
0	0	0	X	0	X	0	X
			X	1	X	1	X
	0	1	X	0	X	1	X
			X	1	X	0	X
	1	0	X	0	0	0	X
			X	0	1	1	X
			X	1	0	1	X
			X	1	1	0	X
	1	1	X	0	0	1	X
			X	0	1	0	X
			X	1	0	0	X
			X	1	1	1	X
1	0	0	0	0	X	0	X
			0	1	X	1	X
	0	1	0	0	X	1	X
			0	1	X	0	X
	1	0	0	0	0	0	0
			0	0	1	1	0
			0	1	0	1	0
			0	1	1	0	1
	1	1	0	0	0	1	0
			0	0	1	0	1
			0	1	0	0	0
			0	1	1	1	0
1	0	0	1	0	X	1	0
			1	1	X	0	1
	0	1	1	0	X	0	1
			1	1	X	1	0
	1	0	1	0	0	1	0
			1	0	1	0	1
			1	1	0	0	1
			1	1	1	1	1
	1	1	1	0	0	0	1
			1	0	1	1	1
			1	1	0	1	0
			1	1	1	0	1

Arithmetic Logic Unit

Sample ALU Design

Multilevel Implementation

```
.model alu.espresso
.inputs m s1 s0 ci ai bi
.outputs fi co
.names m ci co [30] [33] [35] fi
110--- 1
-1-11- 1
--01-1 1
--00-0 1
.names m ci [30] [33] co
-1-1 1
--11 1
111- 1
.names s0 ai [30]
01 1
10 1
.names m s1 bi [33]
111 1
.names s1 bi [35]
0- 1
-0 1
.end
```




12 Gates

Arithmetic Logic Unit

Sample ALU Design

Clever Multi-level Logic Implementation



8 Gates (but 3 are XOR)

$S_1 = 0$ blocks B_i
Happens when operations involve A_i only

Same is true for C_i when $M = 0$

Addition happens when $M = 1$

B_i , C_i to Xor gates X_2 , X_3

$S_0 = 0$, X_1 passes A

$S_0 = 1$, X_1 passes A

Arithmetic Mode:

Or gate inputs are A_i C_i and B_i (A_i xor C_i)

Logic Mode:

Cascaded XORs form output from A_i and B_i

Arithmetic Logic Unit


74181 TTL ALU Design

Selection				M = 1	M = 0, Arithmetic Functions	
S3	S2	S1	S0	Logic Function	Cn = 0	Cn = 1
0	0	0	0	F = not A	F = A minus 1	F = A
0	0	0	1	F = A nand B	F = A B minus 1	F = A B
0	0	1	0	F = (not A) + B	F = A (not B) minus 1	F = A (not B)
0	0	1	1	F = 1	F = minus 1	F = zero
0	1	0	0	F = A nor B	F = A plus (A + not B)	F = A plus (A + not B) plus 1
0	1	0	1	F = not B	F = A B plus (A + not B)	F = A B plus (A + not B) plus 1
0	1	1	0	F = A xnor B	F = A minus B minus 1	F = (A + not B) plus 1
0	1	1	1	F = A + not B	F = A + not B	F = A minus B
1	0	0	0	F = (not A) B	F = A plus (A + B)	F = (A + not B) plus 1
1	0	0	1	F = A xor B	F = A plus B	F = A plus (A + B) plus 1
1	0	1	0	F = B	F = A (not B) plus (A + B)	F = A (not B) plus (A + B) plus 1
1	0	1	1	F = A + B	F = (A + B)	F = (A + B) plus 1
1	1	0	0	F = 0	F = A	F = A plus A plus 1
1	1	0	1	F = A (not B)	F = A B plus A	F = AB plus A plus 1
1	1	1	0	F = A B	F = A (not B) plus A	F = A (not B) plus A plus 1
1	1	1	1	F = A	F = A	F = A plus 1

Arithmetic Logic Unit

74181 TTL ALU Design

Note that the sense of the carry in and out are
OPPOSITE from the input bits



Fortunately, carry lookahead generator
maintains the correct sense of the signals

Arithmetic Logic Unit

16-bit ALU with carry lookahead

